



Ch 1 Microprocessor (Introduction)



Control processing Unit (CPU) \equiv Machine



→ CPU components

1. ALU

2. CU (Control Unit)

تسليم في وظائف الجوار

3. Registers level 1 cache


→ CPU Functions:

1. = decode arithmetic & logic instruction


(Fetch - decode - execute)

→ Manage the program Flow (make decisions)

* Zero * negative * overflow ...



→ Transfer Data between itself and memory




Buses: group of Common wires connect between parts of device.

① Address Bus : →
 $K_bit \rightarrow 2^K$ devices .

② Data Bus : ↔
 ← كلما زاد كلما زاد معدل نقل البيانات من وإلى الـ MP
 devices ↔ MP

③ Control Bus : ↔
 ← ينقل Control Signal
 كلما زاد كلما كان أفضل
 devices ↔ MP

Draw the block diagram of a computer system showing the address, data and control bus signals?



* Simple Control Signal

MWIC memory write control signal

MRDC memory read control signal

IOWC I/O write control signal

IORC I/O read control signal.

→ MP → device القابل بين

1- MP → send address

2- Control signal MRDC

3- Data transfer.

The Memory System is divided into "3 main points"

- 1- Transient program area (TPH)
- 2- System Area
- 3- extended memory System (XMS)

II

→ holds

→ The length of TPA is 640 KB

→ programs → Interrupt vector

Ch2 : The Microprocessor & Its Architecture

8 bit	16 bit	8 bit	
AH	Ax	AL	Accumulator
BH	Bx	BL	Base Index
CH	Cx	CL	Count
DH	Dx	DL	Data
	SP		Stack Pointer
	BP		Base Pointer
	DI		Destination Index
	SI		Source Index

IP
FLAG

CS	Code Segement
DS	Data Segement
ES	Extra Segement
SS	Stack Segement
FS	
GS	

special purpose.

Programming Model OF The Intel 8086 Pentium 4

32 bit	8bit	16bit	8bit	
EAX	///	AH Ax	AL	Accumulator
EBX	///	BH Bx	BL	Base Index
ECX	///	CH Cx	CL	Count
EDX	///	DH Dx	DL	Data
ESP	///	SP		Stack Pointer
EBP	///	BP		Base Pointer
EDI	///	DI		Destination Index
ESI	///	SI		Source Index

///	IP	Instruction Pointer
///	FLAGS	Flags

CS	Code
DS	Data
ES	Extra
SS	Stack
FS	
GS	

The Programming Model OF The Intel 80386 Pentium 4

← كل 4 bit في الثنائي يعطى 1 bit في السادس عشر
20 bit → (xxxxx) Hexa.

Real Mode

Segment	Off Set	Special Purpose
CS	IP - EIP	Instruction address
SS	^① SP or ^② BP , ESP / EBP	Stack address
DS	BX . DI . SI 8 bit } numbers 16 bit }	Data address
ES	DI , EDI For String Instructions	String destination address
FS - GS	No default	General address.

Programming Model

- program Visible
- They are used during app-prog
 - Ex: EAX , AX , AI , EBX ...
 - Mov AX , BX

- program invisible
- not addressed directly during app-prog
 - only 80286 - P4 contain this type
 - ex: FIAG , EFIAG
 - SUB AX , BX بعد تنفيذ أمر

Purpose of use

General purpose

EAX, EBX

Hold Data address or offset +

البدء عن البداية

int x = 3
↑ ↑
address data

Special purpose

CS, DS, ES, SS

Addressing modes (How the memory is accessed)

Addressing mode ← كثيره لكثرة فرق تنظيم البيانات داخل الذاكرة

وظيفتها الوصول إلى الذاكرة

- 1 - Real mode 1 MB only
- 2 - Protected mode upto 4GB

« Real mode »

→ Accumulator EAX, AX, AL, AH

can be used as 32 bit → EAX, 16 → AX, 8 bit → AH, AL

II Special purpose:

← طرق أساسية في عمليات الضرب والقسمة

→ Div AX, BX : $\frac{AX}{BX}$

AX: يوضع به الجزء الصحيح

DX: (Data register) يوضع به باقي القسمة "الكسر"

→ Mux ¹⁶AX, ¹⁶BX

16 + 16 → 32 bit

→ Mux EAX, EBX

32 + 32

DX

high bytes

AX

low bytes

EDX

high bytes

EAX

low bytes

Base Index

Can be used as 32 bit \rightarrow EBX , 16 bit \rightarrow BX
8 bit \rightarrow BH , BL

General purpose \rightarrow hold off set for Data segment

Note : In Real Mode

We have 64 KB processor , 5 bit memory

\rightarrow To access the memory موصول للذاكرة
 \leftarrow من الـ processor

$$64 K = 2^6 \cdot 2^{10} = 2^{16}$$

(16 bit)₂ \rightarrow (4 bit)_{Hexa.}

\rightarrow From 4 bit processor how to reach 5 bit memory
we add zero from the left side to Base

\rightarrow to reach to any address in the memory we need Base and off set
الـ Base is in Code segment

$$\text{Current address}_{(\text{real})} = (CS)_0 + \text{off set}$$

Ex: $CS = 4000 \text{ Hex}$, $IP = 2342$

Solution

$$\text{Current address} = (CS)_0 + IP = 40000 + 2342 = 42342 \text{ Hex}$$

Count

To Count in any process with loop we need big register

loop Cx , ECX

Repetition Cx

Shift CL

we need small number of loops

Data

Can be used as 32 bit \rightarrow EAX 16 bit \rightarrow DX

8 bit \rightarrow DH, DL

General purpose \rightarrow Div, Mul الغريب والقسمه

Stack pointer

Can be used as 16 bit \rightarrow SP

hold the offset of stack segment (SS) الاوليه له

Base pointer

Can be used as 16 bit \rightarrow BP

used as offset for stack segment (SS)

Destination Index

Can be used as 16 bit \rightarrow DI

الاوليه بعد BX

hold the offset of Data segment

Source Index

Can be used as 16 bit \rightarrow SI

الاوليه بعد DI


hold the offset of Data segment

Instruction Pointer

Can be used as 16 bit \rightarrow IP

hold the offset of current instruction to be executed (in Code segment)

Flag invisible



Can be used as 16 bit - 32 bit

→ Help microprocessor to take the correct way

① Over Flow happened when

$$\begin{array}{l} \rightarrow +ve + +ve = -ve \\ \rightarrow -ve + -ve = +ve \end{array}$$

② Carry (C)

$$\begin{array}{r} 11111010 \\ \text{Carry } 11101110^+ \\ \hline 11101000 \end{array}$$

① ←

③ Parity (P)

1 → number of one's is even

0 → number of one's is odd

نستفيد من هذا عندما يتم نقل Data من مكان لآخر نبدأ كد من أن Data تم نقلها بدون فقد حيث إذا كان عدد 1 زوجي عد النقل وكذلك إذا كان عدد 1 فردي عد النقل. فان النقل تم بالصورة المطلوبة والعكس يكون فيه فقد في Data

Ex: SS = 3245 H

BP = 2342

Sol

Base address = 33450 H

Current address = 33450 + 2342 = 35792

Ending address = Starting + FFFF


= 33450 + FFFF

— 7 —

Processor $\xrightarrow[2 \text{ modes}]{\text{access}}$ Memory

① Real Mode

- access 1st MB memory
- run only one application
- DOS



→ How to access memory?


$$EA = (Base)_0 + \text{offset}$$

Base (starting) & offset

DS	→	Bx, DI, SI
SS	→	SP, BP
ES	→	DI
CS	→	IP


② Protected Mode. (80286 and above)

- access up to 4GB
- run more one application.
- GUT windows, linux



→ How to access memory?

1- Selector: Choose one of descriptors



2- Descriptor

- each descriptor 8 byte.
- There are 8192 descriptor for every application
- → local Descriptors: describe local applications
- → Global Descriptors: describe global applications.
- Know us
 - ① Base: application start in memory
 - ② limit: the depth of the end from base
→ $\text{end} = \text{Base} + \text{limit}$
 - ③ access right →
 - a- Code
 - b- data Read only
Read/Write
 - c- perimetry

Applications




7

Descriptors

Global Descriptor	Local Descriptor.
— describe Global applications	— describe local applications.
— 8192 descriptor (number)	— 8192 descriptor (number)
— each descriptor 8 byte (size of each one is same)	— each descriptor 8 byte (size of each one are vary)
— Total Size = $\frac{8 \text{ byte} \times 8192}{1024} = 64 \text{ KB}$	— Total Size = $\frac{8 \text{ byte} \times 8192}{1024} = 64 \text{ KB}$
— each descriptor describe <ul style="list-style-type: none"> • Base • Limit • access right 	— each descriptor describe <ul style="list-style-type: none"> • Base • Limit • access right

← Processor کا مختلف سوئیچ رجسٹر کے بغیر ایک آلہ
والتاثہ کہوں کہ اختلاف ہے real mode و protected mode
فہ طریقہ اختیار کیا ہے registers میں جب کہ real mode
set $EIP = 0$ اور $EFL = 0$ اور $EIP = 0$ کا نتیجہ



⑤ Priority bits

0	0	← high permeability
0	1	
1	0	
1	1	← low permeability

← If the controller works with any program with 00 priority and get an interrupt then another program with 01 priority the processor will still work with the first program but if the 1st program 2 with 11 priority and get an interrupt the



- We Know
- ① the type of descriptor (global - local)
 - ② the number of descriptor (one of 0 to 2131)
 - ③ Priority bits

From Register


- We Can Know
- ① Base
 - ② limit
 - ③ Access right
- From Descriptor ← which we get From register.

Example:

CS = 2075 H

001000000110101

T=1 local descriptor



السؤال : أين تقع هداول descriptor ؟

① لو في processor :

② لو في Memory : كيف وأغالة تخدم الوصول الى الذاكرة ومن ان هدا access الذاكرة موزعة

③ Cash Memory : ذاكرة يخدم processor و memory

لتسريع عمل processor ومساها عيونه
توضع فيها البيانات المكرره ولقد هذا
هي الجزء البشري للبرامج
الاجزاء المتكرره

→ Cash Memory → level 1 : in processor

→ level 2 : between memory and processor

The Descriptor Formats For 80286 P4 microprocessor


7	00000000	00000000	6
5	Access rights	Base (B23-B16)	4
3	Base (B15-B0)		2
1	limit (L15-L0)		0

The Descriptor Formats For 80386/80486/P/Ppro/P11 microp-

7	Base (B31-B24)	G	D	0	A	limit (L19-L16)	6
5	Access rights	Base (B23-B16)					4
3	Base (B15-B0)						2
1	limit (L15-L0)						0

Ch 3 Addressing modes (Real Mode)


[1] Immediate Addressing Mode



Examples



Mov BL, 44 , Mov BH, 44H
Mov CL, 10011110 B
Mov ECX, FC23F34EH

[2] Register Addressing Mode.



Mov CL, BL (✓)
Mov CX, BX (✓) | Mov CS, BX (x)
Mov EAX, EBX (✓) |
Mov DS, CX (✓) | Mov BX, CS (✓)
Mov DS, CS (x) |

[3] Direct Addressing Mode



Direct	Displacement
Mov AL, Num	Mov CL, Num
Mov AX, Num	Mov CX, Num
Mov Num, AX	Mov EBX, Num
Mov EAX, Num	Mov DX, [1023]


[4] Register Indirect Addressing Mode []

↳ (BP, BX, SI, DI)




Mov AX, [BX]
Mov [BP], DL
Mov EDI, [DI]
Mov [BX], [ESP] (X)

[5] Base - Plus - Index Addressable Mode



Mov DX, [BX + DI] DX
Mov WORD PTR [BX + DI], DX

[6] Register - Relative Addressable - Mode



Mov AX, [BX + 1000]
Mov AX, 1000 [DI]
Mov WORD PTR [BX + 1000], AX

[7] Base - relative plus index Addressable Mode

Used in two dimension Array



Mov WORD PTR 1000 [BX + DI],
Mov DH, [BX + DI + 20H]

Effective Address (EA)

No EA

Notes

- ()₁₀ عشري
- ()_B ثنائي
- ()_H السادس عشر

characters

$R_{source} (Rs)$

Register الذي يحصل منه على البيانات

$R \leftrightarrow R$ has the same size 8 \leftrightarrow 8 16 \leftrightarrow 16

لا يجوز بأي حال من الأحوال تغيير (CS) الذي يحتوي على عنوان الذاكرة وامل داخل الذاكرة ولذلك لا يجوز النقل من segment الى آخر

$E.A = \text{memory} = \text{Num}$

$\Rightarrow EA$

هو المكان الذي نضع به أو


نأخذ منه البيانات ولا يتأثر

بنوع Instruction أو بعض أوضاع لا يتأثر به

1 \rightarrow Memory ~ Byte addressable

متفرقة Byte by Byte

2 \rightarrow



little endian assignment

$EA = (seg)_0 + \text{offset}$

① $EA = (DS)_0 + BX$

② $EA = (SS)_0 + BP$ ③ $EA = (DS)_0 + DI$

بعد نقل بيانات من Register الى Memory لا بد من تحديد

المساحة المطلوب تخزين البيانات بها حيث أن

Memory byte addressable

$\text{Mov } [BX], AL$ يتم تحديد مساحة التخزين

يتم التعديل الى

$\text{Mov Byte PTR } [BX], AL$

1x

$\text{Mov Word PTR } [BX], AL$

$\text{Mov DWord PTR } [BX], AL$

$EA = (DS)_0 + BX + 1000$

effective address ثابت

يفضل

بعد نقل بيانات من Memory الى Register لا بد من

المساحة لتخزين ولا توجد مشاكل

1x


1x

1x

$EA = (DS)_0 + BX + DI + 1000$

Ch 3 Addressing modes (Real Mode)


1] Immediate Addressing Mode



Examples



Mov BL, 44 , Mov BH, 44H
Mov CL, 10011110 B
Mov ECX, FC23F34EH

2] Register Addressing Mode.



Mov CL, BL (✓)
Mov CX, BX (✓) | Mov CS, BX (x)
Mov EAX, EBX (✓) |
Mov DS, CX (✓) | Mov BX, CS (✓)
Mov DS, CS (x) |

3] Direct Addressing Mode




Direct	Displacement
Mov AL, Num	Mov CL, Num
Mov AX, Num	Mov CX, Num
Mov Num, AX	Mov EBX, Num
Mov EAX, Num	Mov DX, [1023]

4] Register Indirect Addressing Mode [BP, BX, SI, DI]




Mov AX, [BX]
Mov [BP], DL
Mov EDI, [DI]
Mov [BX], [CSP] (X)

5] Base - Plus - Index Addressable Mode



Mov DX, [BX + DI]
Mov WORD PTR [BX + DI], DX

6] Register - Relative Addressable - Mode.



Mov AX, [BX + 1000]
Mov AX, 1000 [DI]
Mov WORD PTR [BX + 1000], AX

7] Base - relative plus index Addressable Mode



Mov WORD PTR 1000 [BX + DI], AX
Mov DH, [BX + DI + 20H]

Used in two dimension Array

Effective Address (EA)

No EA

Notes

- ()₁₀ عشري
- ()₈ ثنائي
- ()₁₆ السدس عشر

Character

$R_{source} (R_s)$

Register الذي تحصل منه على البيانات

$R \leftrightarrow R$ has the same size 8 \leftrightarrow 8 16 \leftrightarrow 16

لا يجوز بأي حال من الأحوال تغيير Code segment (CS) الذي يحتوي على عنوان الذاكرة والنقل من segment الى آخر

$E.A = memory = Num$

$\Rightarrow EA$


هو المكان الذي نضع به أو

نأخذ منه البيانات ولا يتأثر

بنوع Instruction أو بعض أوضاع لا يتأثر بجله

1 \rightarrow Memory ~ Byte addressable

مترقه Byte by Byte



little endian assignment

$EA = (seg)_{10} + offset$

① $EA = (DS)_{10} + BX$

② $EA = (SS)_{10} + BP$ ③ $EA = (DS)_{10} + DI$

عند نقل بيانات من Register الى Memory لا بد من كيد

المساحة المطلوب تخزين البيانات بها حيث أن

Memory byte addressable

لم يتم كيد مساحة التخزين \leftarrow لم يتم التعديل الى

$Mov \text{ Byte PTR } [BX], AL$

$Mov \text{ WORD PTR } [BX], AL$

$Mov \text{ DWORD PTR } [BX], AL$

ويخل effective address ثابت

عند نقل بيانات من Memory الى Register لا نحدد

المساحة للتخزين ولا توجد مشاكل

$EA = (DS)_{10} + BX + DI$

Starting address

$EA = (DS)_{10} + BX + 1000$

$EA = (DS)_{10} + BX + DI + 1000$

- 1- Assembler & Deassembler
- 2- Stack (push, pop)
- 3- Instructions

* _____ *

Assembler & Deassembler


Hint: Assembler: transform the assembly code to machine code

Deassembler: transform the machine code to assembly code


→ Modes of Instruction

1) 16 bit Instruction mode (8086)

→ machine code (0's, 1's)




2) 32-bit Instruction mode (80386 above)



To Transfer from assembler to deassembler follow this steps

1)


Operand Size	Address Size	mode
66 H X	67 H X	- 16-bit instruction mode with its default (8 - 16 bit) registers <div style="display: flex; justify-content: space-around; width: 100px;"> <div>↑ w=0</div> <div>↑ w=1</div> </div>
✓	X	- 16 bit instruction but works with (8 - 32 bit) registers. <div style="display: flex; justify-content: space-around; width: 100px;"> <div>↑ w=0</div> <div>↑ w=1</div> </div>
✓	✓	- 32 bit instruction works with its default (8 - 32 bit) register <div style="display: flex; justify-content: space-around; width: 100px;"> <div>↑ w=0</div> <div>↑ w=1</div> </div>
X	✓	- 32 bit instruction but works with (8 - 16 bit) registers. <div style="display: flex; justify-content: space-around; width: 100px;"> <div>↑ w=0</div> <div>↑ w=1</div> </div>



→ Op Code: has machine Code of the instruction (Mov, Sto, swap)
 we get this Code From the table
 like Mov → 100010

→ D → D=1 (when we transfer From Memory to register)
 → D=0 (when we transfer From register to Memory)

→ W → W=1 (word / Dword)
 → W=0 (Byte)



→ MOD: Its machine Code Can be get From this table

MOD	Function	Ex:
00	No Displacement	Mov AL, [EDI]
01	8-bit sign-extended displacement	Mov AL, [EDI+2]
10	16-bit displacement	Mov AL, [EDI+1000h]
11	R/M is a register	

← R/M is memory

→ REG: Its machine Code can be get From this table

Code	W=0 (Byte)	W=1 (word)	W=1 (Dword)
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	ESI
111	BH	DI	EDI

Code	Seg
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS

→ R/M → to get the Code of R/M we have to know if R/M is Memory or Register that depend on MOD.


IF MOD = 11 & R/M is registers
we can get its Code from register table.


code	W=0 (Byte)	W=1 (word)	W=1 (dword)
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	ESI
111	BH	DI	EDI

IF MOD = (00, 01, 10) & R/M is Memory
we can get its code from this table

R/M code	Addressing mode	Function
000	DS: [BX+SI]	DS: [EAX]
001	DS: [BX+DI]	DS: [ECX]
010	SS: [BP+SI]	DS: [EDX]
011	SS: [BP+DI]	DS: [EBX]
100	DS: [SI]	uses scaled-index byte
101	DS: [DI]	SS: [EBP]*
110	SS: [BP]* <small>special addressing mode</small>	DS: [ESI]
111	DS: [BP]	DS: [EDI]
	16-bit R/M memory addressing mode	32-bit addressing mode selected by R/M

[4] Displacement

① 1 byte  → Put as it use 2 bytes
ex: 1 → 01, 21 → 21


② 2 byte  → Swap high, low

ex: 1234 → 3412

ex: 123 → 2301

Stack (pop & push)


→ The PUSH and POP instructions are important instructions that store and retrieve data from the LIFO (Last In First Out) stack memory.



* → Push AX (✓) محتوى AX في Stack

AX

11H	22H
high byte	low byte



* Hint

22H can be put in memory as

[1] Byte

22H

[2] word

00
22

[3] Dword

00
00
22

→ Push 5262H (✓)

→ Push [BX] (X) ← هذا لم يكرر المساحة التي تخزن بها البيانات في memory

EA = (DS)₀ + BX

The correct

Push Byte PTR [BX] (✓)

Push (word-Dword) PTR [BX] (✓)

→ Push CS (✓) → هذا لم يغير محتوى CS



is performed on bytes, words or doublewords,
 to - Instruction 1 1101 value ...

POP ← Stack data

POP 2345H (X)


POP CS (X) → we mustn't change CS

POP BX (✓) →



high address → high byte
 low address → low byte

2) Then $SP = SP + 2$




- LEA
 - LDS, LSS, LFS, LGS, LES
 - * OFF set
- LODS, STOS, MOVS, INS, OUTS.
 - * IN, Out
 - * X CHG
 - * BSWAP
 - * CMOS

→ II LEA (load effective address)

ex: LEA AX, Numb ≡ MOV AX, OFF set Numb

هذا الأمر معناه وضع بعد المكان Numb من البداية في AX




ex: LEA BX, [DI] → $EA = (DS)_0 + DI \neq MOV BX, OFF set [DI]$ (X)

→ LDS

ex: LDS BX, [DI]

EA = (DS)₀ + DI = xxxxx →



BX [60 50]

DS [10 70]

← يتم تحديد بداية العنوان من EA

← تأخذ من memory بيانات لها حجم المكان التي سوف توضع به

Hint

bit
byte = 2

في المثال BX حجمه 16 bit
4 byte : تأخذ مكانين من الذاكرة

memory size

ونضعهم في BX بحيث يوضع العنوان

الاول من الذاكرة في low byte والمكان الثاني في high byte


← ثم تأخذ العنوانين التاليين ونضعهم في DS حيث

أن الأمر LDS

→ LSS

ex: LSS EAX, [BX + DI]

EA = (DS)₀ + BX + DI = xxxxx →



EAX [13 12 11 10]


where EAX → 32 bit

SS [15 14]

→ LES

ex: LES BX, [DI]

EA = (DS)₀ + DI = xxxxx →




BX [60 50], ES [80 70]

→ LFS

ex: LFS BX, [DI]

EA = (DS)₀ + DI = xxxxx →




BX [60 80], FS [70 50]

→ LGS

ex: LGS BX, [DI]

EA = (DS)₀ + DI = xxxxx →



BX [8 1], GS [4 3]

LCs EAX, [DI] (X)

because CS mustn't be changed.

String Instructions


LODS, STOS, MOVS, INS, OUTS

These instructions depend on direction flag

DI


D=0 → autoincrement mode
تسير في اتجاه زيادة العنوان

D=1 → autodecrement mode
تسير في اتجاه نقص العنوان



II LODS

تأخذ من memory و تضع في accumulator
ثم أورد offset أو أقله من D




LODSB → byte
LODSW → word
LODSD → double word

LODS list → byte (DB)
LODS Dword → word (DW)
LODS FWORD → double word (DD)


list: DB 20w [20] list

list2: DW 5070w [70 50] list2

list3: DD 50702011w [50 70 20 11] list3



and can be Signed Integer (IMUL) or Unsigned



ex: DS=1000H, SI=1000H, D=0
execute LODSW then LODSD

Solution

EA = (DS)₀ + SI = 10000 + 1000 = 11000
SI = SI_{old} + 2bit = 1002
AX [90 | 50]


To execute LODSD
SI = 1002, DS = 1000, D=0
EA = 10000 + 1002 = 11002
EAX [7 | 6 | 5 | 10]

SI_{new} = SI_{old} + 4bit = 1002 + 4 = 1006

If D=1 SI_{new} = SI_{old} -
 1 → byte
 2 → word
 4 → Dword

[2] STOS

أخذ من accumulator وضع في memory



م برود oppset أو نقله حسب D

STOSB, STOSW, STOSD
STOS list (DB), STOS list2 (DW)
STOS list2 (DD)

[3] MOVZX

زود باق خانان Register
ب الصفر Zeros

MOV SX زود باق المساحة Memory

نفس المساحة من الاشارة

[4] XCHG

→ Both places must have the same size
→ CS mustn't be change

Examples:

XCHG AL, CL (✓)
XCHG CX, BP (✓)
XCHG Data, AX (✓)
XCHG DS, ES (X)
XCHG CS, AX (X)

[5] BSWAP

→ work only with 32 bit registers
(80486 → P3, P4)

EAX [50 | 20 | 30 | 40] before

EAX [40 | 30 | 20 | 50] after

[6] CMOV (Conditional Mov)

نقل مشروط

CMOVZ → هذا الأمر معناه
1- يرى خانه Z في Flag
0=Z لا يفعل شيء
1=Z ينقل

ex: CMovZ AX, BX

If Z=1 ∴ AX = BX
else Do nothing

→ CMovC → Check Carry

If C=1 → Move
else Do nothing

→ CMovNC → Check No carry

If C=0 → Move
else Do nothing

Ch 5

Arithmetic & Logic Instruction

① Arithmetic

Binary Operator
ADD
ADC
SUB
SBB

Unary Operator
INC
DEC

MUL
IMUL
DIV
IDIV
CMP
JA, JB, JAE
JBE, JE, JNE

② Logic

AND
OR
NOT
NEGATE

TEST

XOR

BT

BTC

BTS

BTR

Shift

Rotate

Without Carry: ROR, ROL
With Carry: RCR, RCL

(Logical) unsigned numbers: SHL (*2), SHR (/2)
(Arithmetic) signed numbers: SAL, SAR

→ Arithmetic

① ADD

→ ADD AL, 20H → $A_{L_{new}} = A_{L_{old}} + 20$ [Immediate Addressing mode] EA = No E.A

→ ADD AL, BH → $A_{L_{new}} = A_{L_{old}} + BH$ [Register Addressing mode] E.A = BH

→ ADD AL, NUM → $A_{L_{new}} = A_{L_{old}} + NUM$ [Direct Addressing mode] EA = NUM

→ ADD AL, [BX] → $A_{L_{new}} = A_{L_{old}} + \text{place in memory (1 byte)}$ [Register Indirect Addressing Mode]
EA of [BX] = $(DS)_0 + BX \rightarrow \boxed{\hspace{1cm}}$

→ ADD AX, [BX + 2000] → $A_{X_{new}} = A_{X_{old}} + \text{place in memory (2 byte)}$ [Register-Relative Addressing Mode]
EA = $(DS)_0 + BX + 2000$

→ ADD EAX, [BP + SI] → $EAX_{new} = EAX_{old} + \text{place in memory (4 byte)}$ [Base plus Index Addressing Mode]
EA = $(SS)_0 + BP + SI$

→ ADD AX, 2000 [BX + SI] → $A_{X_{new}} = A_{X_{old}} + \text{place in memory (2 byte)}$ [Base relative plus Index A.M]
EA = $(DS)_0 + BX + SI + 2000$

→ ADD 2000 [BX + SI], EAX → $\text{place in memory (4 byte)} = \text{place in memory (4 byte)} + EAX$

V.I

① ADD ES, DS (x)

② ADD [BX], [BP] (x)

③ ADD CS, AX (x)

④ ADD AX, CS (x)

⑤ ADD CX, BL (x)

① CMP (Compare)

→ We Compare between things to make decision

② ADC (add with carry)

Carry → \boxed{C}

$$\begin{array}{r} Bx \ Bx \\ + \\ Bx \ Cx \\ \hline Dx \ Ax \end{array}$$

→ $ADC \ AL, 20H \rightarrow AL_{new} = AL_{old} + 20H + C$

ويأخذ باقي أشكال Addressing Modes مثل الأمثلة

السابقة ل ADD

~~~~~

③ SUB

→  $SUB \ AL, 20H \rightarrow AL_{new} = AL_{old} - 20H$

وأيضا هو وباقي Instructions يأخذ نفس أشكال

Addressing Modes مثل الأمثلة السابقة ل ADD

~~~~~

④ SBB

(Sub with Borrow)

Borrow : Flag في Carry

→ $SBB \ AL, 20H \rightarrow AL_{new} = AL_{old} - 20H - C$


⑤ INC

(Add 1)

→ $INC \ AX \rightarrow AX_{new} = AX_{old} + 1$

→ $INC \ [Bx]$
 Byte ptr
 Word ptr
 Dword ptr

$EA = (OS)_b + Bx$



- Byte $20 + 1 = 21$
- word $80 \ 20 + 1 = 80 \ 21$
- Dword $50 \ 70 \ 80 \ 20 + 1 = 50 \ 70 \ 80 \ 21$

→ $INC \ ES \ (x)$

→ $INC \ CS \ (x)$

~~~~~


⑥ DEC

(Sub 1)

→  $DEC \ AX \rightarrow AX_{new} = AX_{old} - 1$

→  $DEC \ ES \ (x)$

→  $DEC \ CS \ (x)$





Multiplication is performed on bytes, words or doublewords, and can be Signed Integer (IMUL) or unsigned Integer (MUL). The product after a multiplication is always a double-width product.

|                                                                                                                                                                                                                                            | Object / type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | Examples:                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| <p><b>(7) MUL</b></p> <p>The multiplier is always in the AL register.</p> <p>The multiplicand can be a register or any memory location.</p> <p>After the multiplication, the unsigned product is placed in AX, a double-width product.</p> | <p><b>(a) 8 bit Multiplication</b></p> <ul style="list-style-type: none"> <li>The multiplicand is always in the AL register</li> <li>The multiplier can be a register or any memory location</li> <li>After the multiplication, the unsigned product is placed in AX, a double-width product</li> </ul> <p><b>(b) 16 bit Multiplication</b></p> <ul style="list-style-type: none"> <li>The multiplicand is always in the AX register</li> <li>The multiplier can be a 16 bit register or any memory location</li> <li>After the multiplication, the unsigned product is placed in EAX, a double-width product.</li> </ul> <p><b>(c) 32 bit Multiplication</b></p> <ul style="list-style-type: none"> <li>Only the 80386 through P4 processors multiply 32 bit doubleword</li> <li>The multiplicand is always in the EAX register</li> <li>The multiplier can be a 32 bit register or any memory location</li> <li>The product (64 bit wide) is found in EDX-EAX where EAX contains the least-significant 32 bit of the product</li> </ul> | <p>MUL BL</p> <p>MUL CL</p> <p>MUL Temp</p><br><p>MUL CX</p> <p>MUL word ptr [SI]</p><br><p>MUL ECX</p> <p>MUL Dword ptr [ECX]</p> |
| <p><b>(8) IMUL</b></p> <p>The multiplicand is always in the AL register.</p> <p>The multiplier can be a register or any memory location.</p> <p>After the multiplication, the signed product is placed in AX, a double-width product.</p>  | <p><b>(a) 8 bit Multiplication</b></p> <ul style="list-style-type: none"> <li>AL is multiplied by a bit register (ex. DH) or any memory location (ex. [BX]), the signed product is in AX</li> </ul> <p><b>(b) 16 bit Multiplication</b></p> <ul style="list-style-type: none"> <li>AX is multiplied by 16 bit register (ex. DI),</li> <li>The signed product is in DX - AX</li> </ul> <p><b>(c) 32 bit Multiplication</b></p> <ul style="list-style-type: none"> <li>EAX is multiplied by 32 bit register (ex. EDI)</li> <li>The signed product is in EDX-EAX</li> <li>Only the 80386 P4 processors multiply 32 bit double word.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                               | <p>IMUL DH</p> <p>IMUL byte ptr [BX]</p><br><p>IMUL DI</p><br><p>IMUL EDI</p>                                                      |



Division occurs on 8- or 16-bit numbers in the 8086-80286 processor and on 32-bit numbers in the 80386 P4. These numbers are signed (IDIV) or unsigned (DIV) integers. The dividend is always a double-width dividend that is divided by the operand. There is no immediate division instruction any micro

|                                                                      | Object / type                                                                                                                                                                                                                                           | Example                         |
|----------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|
| (1) <u>DIV</u><br>The 16-bit register is used to store the dividend. | <u>a) 8-bit Division</u><br>- AX register to store the dividend<br>- The dividend is divided by the constants of any 8-bit register or memory location.<br>- The quotient moves into AL after the division with AH containing a whole number remainder. | DIV CL<br><br>DIV Byte ptr [BP] |
|                                                                      | <u>b) 16-bit Division</u><br>- is similar to 8-bit division except that instead of dividing into AX, the 16-bit number is divided into DX-AX, a 32-bit dividend.                                                                                        | DIV CX<br><br>DIV NUMB          |
|                                                                      | <u>c) 32-bit Division</u><br>- The 64-bit contents of EDX-EAX are divided by the operand specified by the instruction, leaving a 32-bit quotient in EAX and a 32-bit remainder in EDX.                                                                  | DIV ECX<br><br>DIV DATA2        |
| (10) <u>IDIV</u>                                                     | <u>a) 8-bit Division</u><br>- AX is divided by 8-bit register (ex BL), the signed quotient is in AL and the remainder is in AH.                                                                                                                         | IDIV BL                         |
|                                                                      | <u>b) 16-bit Division</u><br>- DX-AX is divided by 16-bit register (ex SI), the signed quotient is in AX and the remainder is in DX.                                                                                                                    | IDIV SI                         |
|                                                                      | <u>c) 32-bit Division</u><br>- EDI-EAX is divided by the doubleword constants of the data segment memory location addressed by EDI, the signed quotient is in EAX and the remainder is in EDI.                                                          | IDIV DWORD PTR [E               |

and 100

## ② CMP (Compare)

→ We Compare between things to make other operations depend on the relation ( $< = >$ ) between these things.

→ CMP AL, BH

①  $AL - BH$    
 $\begin{cases} AL > BH \rightarrow \text{Result +ve Then } SF=0, Z=0 \\ AL = BH \rightarrow \text{Result 0 Then } Z=1 \\ AL < BH \rightarrow \text{Result -ve Then } SF=1, Z=0 \end{cases}$

Note: This operation changes S and Z in flag

JA  $\rightarrow A > B$

JB  $\rightarrow B > A$

JAE  $\rightarrow A \geq B$

JBE  $\rightarrow B \geq A$

JE  $\rightarrow A = B$

JNE  $\rightarrow A \neq B$

→ CMP AL, BH

JA Label 1

JB Label 2

↓  
the instructions

Label 1: ...

Label 2: ...

①  $AL - BH$

a) Result +ve  $\rightarrow AL > BH$

- jump to Label 1 to do its operations neglecting the other instructions.

b) Result -ve  $\rightarrow BH > AL$

- jump to Label 2 to do its operations, neglecting the other instructions.

c) If AL is not  $> BH$  or  $BH > AL$

- go to do other instructions.

→ CMP [AL], [BH] (X)

→ CMP CS, SS (X)

→ CMP CS, AX (✓)

→ CMP AX, AL (X)

\* ————— \*

→ Logic

① AND

→ AND AL, 20H

assume AL = 10H

AL = 00010000

20H = 00100000 and

AL<sub>new</sub> = 00000000 = 0H

② OR

→ OR AL, 20H

AL = 10H

AL = 00010000

20H = 00100000 or

AL<sub>new</sub> = 00110000 = 30H

③ NOT (1's complement)

\* S → NOT [Bx] \*  
 Byte ptr  
 word ptr  
 Dword ptr

1's complement  $\rightarrow 0 \rightarrow 1$   
 $1 \rightarrow 0$

④ NEGATE (2's complement)

Note: 2's Complement

نقش من الصفر نزل 0 وأول واحد 1 يعطينا  
 نزل واحد نقلب 0 إلى 1 والنقل

ex: 111010 , 001  
 $\downarrow \downarrow \downarrow \downarrow \downarrow$   
 2's complement: 000110 , 111

\*  
 S  
 \*




#### ④ TEST

→ TEST AX, 128

JZ operation

JNZ operation



يختار الوزن الموضعي (128) حالة محدد رقمها

JZ , JNZ آخر

↓  
Jump if 0

↓  
Jump if no zero

← result ?

#### ⑤ BT

يختار bit واحدة الموصود فقط في 80326-P4

→ BT AX, 4

Test bit position 4 in Ax

#### ⑥ BTC

→ BTC AX, 128

JZ op1

JNZ op2

→ Test and Complement

← يقوم بعمل Test ل bit واحدة

ثم إذا كانت 0 يحولها إلى 1

إذا كانت 1 يحولها إلى 0

#### ⑦ BTS

→ BTS AX, 4

Test and set bit position 4 in Ax

→ Test and Set

← يقوم بعمل Test ل bit واحدة

ثم يضع لها 1

#### ⑧ BTR

→ BTR AX, 4

Test and Reset bit position 4 in Ax

→ Test and Reset

← يقوم بعمل Test ل bit واحدة

ثم يضع لها 0



(1) Shift : Shift instructions position or move numbers to the left or right within a register or memory location.

\*

## (1) Unsigned (logical) numbers

→ Shift Right SHR

Ex: SHR, BX, 12 (BX is logically shifted right 12 places)  
SHR, ECX, 10 (ECX is logically shifted right 10 places)

→ Shift Left SHL

Ex: SHL, AX, 2 (AX is logically shifted left 2 places)  
SHL, AL, 2 (assume AL = 10)

10: 00001010  
12: 00000100

## (2) Signed (Arithmetic) numbers

→ Shift Right SAR

Ex: SAR, BX, 2 (BX is arithmetically shifted right 2 places)  
SAR, EDX, 14 (EDX is arithmetically shifted right 14 places)

← في هذا النوع لا نزل  
عن العلامة في الإشارة  
الاولى

→ Shift Left SAL


SAL, AL, 2 (assume AL = 22H)

10: 00101010  
12: 00000100

the information in a register or memory location, either from one end to another or through the Carry Flag.

## (1) Rotate without Carry


→ Rotate Right ROR



Ex: ROR WORD PTR EBP, 2

(The word contents of the stack segment memory location addressed by EBP rotate right 2 places)

→ Rotate Left ROL



Ex: ROL SI, 14 (SI rotates left 14 places)

ROL ECX, 18 (ECX rotates left 18 places)

## (2) Rotate With Carry

→ Rotate Right RCR



Ex: RCR AH, CL (AH rotates right through carry the number of places specified in CL)

→ Rotate Left RCL



Ex: RCL BL, 6 (BL rotates left through carry 6 places)